linux-kernel - Re: [PATCH V7] mmc:host:sdhci-pci:Addition of Arasan PCI Controller with integrated phy.

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <bfcc0ced-9235-9d4c-106c-a7a711d94d9d@intel.com>
Date:   Thu, 4 Jan 2018 10:37:51 +0200
From:   Adrian Hunter <adrian.hunter@...el.com>
To:     Atul Garg <agarg@...san.com>, linux-mmc@...r.kernel.org,
        kishon@...com, rk@...com, nm@...com, nsekhar@...com,
        ulf.hansson@...aro.org
Cc:     linux-kernel@...r.kernel.org
Subject: Re: [PATCH V7] mmc:host:sdhci-pci:Addition of Arasan PCI Controller
 with integrated phy.

On 04/01/18 06:17, Atul Garg wrote:
> The Arasan Controller is based on a FPGA platform and has integrated phy
> with specific registers used during initialization and
> management of different modes. The phy and the controller are integrated
> and registers are very specific to Arasan.
> 
> Arasan being an IP provider, licenses these IPs to various companies for
> integration of IP in custom SOCs. The custom SOCs define own register
> map depending on how bits are tied inside the SOC for phy registers,
> depending on SOC memory plan and hence will require own platform drivers.
> 
> If more details on phy registers are required, an interface document is
> hosted at https://arasan.com/NF/eMMC5.1 PHY Programming in Linux.pdf.
> 
> Signed-off-by: Atul Garg <agarg@...san.com>

Acked-by: Adrian Hunter <adrian.hunter@...el.com>