[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <3908561D78D1C84285E8C5FCA982C28F7B333F37@FMSMSX154.amr.corp.intel.com>
Date: Tue, 16 Jan 2018 17:24:27 +0000
From: "Luck, Tony" <tony.luck@...el.com>
To: Jia Zhang <zhang.jia@...ux.alibaba.com>,
Borislav Petkov <bp@...en8.de>
CC: "hmh@....eng.br" <hmh@....eng.br>,
"mingo@...hat.com" <mingo@...hat.com>,
"hpa@...or.com" <hpa@...or.com>,
"tglx@...utronix.de" <tglx@...utronix.de>,
"x86@...nel.org" <x86@...nel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: RE: [PATCH v2] x86/microcode/intel: Extend BDW late-loading with
LLC size check
> I'll look for someone who can confirm the 2.5MB/core detail.
Ok ... re-read the erratum. The 2.5MB/core is clear. The E5+E7 is clear.
No mention of the platform ID, but Jia is dropping that part.
Boris ... what specific questions remain?
-Tony
Powered by blists - more mailing lists