[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <alpine.DEB.2.20.1801202111560.1998@nanos>
Date: Sat, 20 Jan 2018 21:13:05 +0100 (CET)
From: Thomas Gleixner <tglx@...utronix.de>
To: David Woodhouse <dwmw@...zon.co.uk>
cc: arjan@...ux.intel.com, karahmed@...zon.de, x86@...nel.org,
linux-kernel@...r.kernel.org, tim.c.chen@...ux.intel.com,
bp@...en8.de, peterz@...radead.org, pbonzini@...hat.com,
ak@...ux.intel.com, torvalds@...ux-foundation.org,
gregkh@...ux-foundation.org
Subject: Re: [PATCH 4/4] x86/pti: Do not enable PTI on fixed Intel
processors
On Sat, 20 Jan 2018, Thomas Gleixner wrote:
> On Sat, 20 Jan 2018, David Woodhouse wrote:
>
> > When they advertise the IA32_ARCH_CAPABILITIES MSR and it has the RDCL_NO
> > bit set, they don't need KPTI either.
>
> Do they exist today? And do we have documentation for that new MSR already?
Scratch the seconds question. It's in that spec mitigations PDF.
The first question stands.
Thanks,
tglx
Powered by blists - more mailing lists