[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20180125214109.ggu4gfnmnsp3sirr@pd.tnic>
Date: Thu, 25 Jan 2018 22:41:10 +0100
From: Borislav Petkov <bp@...en8.de>
To: David Woodhouse <dwmw@...zon.co.uk>,
Tom Lendacky <thomas.lendacky@....com>
Cc: arjan@...ux.intel.com, tglx@...utronix.de, karahmed@...zon.de,
x86@...nel.org, linux-kernel@...r.kernel.org,
tim.c.chen@...ux.intel.com, peterz@...radead.org,
pbonzini@...hat.com, ak@...ux.intel.com,
torvalds@...ux-foundation.org, gregkh@...ux-foundation.org,
dave.hansen@...el.com, gnomes@...rguk.ukuu.org.uk,
ashok.raj@...el.com, mingo@...nel.org
Subject: Re: [PATCH v5 3/7] x86/cpufeatures: Add AMD feature bits for
Speculation Control
On Thu, Jan 25, 2018 at 10:30:48PM +0100, Borislav Petkov wrote:
> #define X86_FEATURE_STIBP (13*32+15) /* Single Thread Indirect Branch Predictors */
... and your 2/7 has X86_FEATURE_STIBP already for the Intel side.
Oh well, X86_FEATURE_AMD_STIBP it is. Unless Tom has a better idea.
Thx.
--
Regards/Gruss,
Boris.
Good mailing practices for 400: avoid top-posting and trim the reply.
Powered by blists - more mailing lists