linux-kernel - Re: [PATCH] clk: aspeed: Handle inverse polarity of USB port 1 clock gate

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <20180127003339.GG28313@codeaurora.org>
Date:   Fri, 26 Jan 2018 16:33:39 -0800
From:   Stephen Boyd <sboyd@...eaurora.org>
To:     Benjamin Herrenschmidt <benh@...nel.crashing.org>
Cc:     linux-clk@...r.kernel.org,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        Joel Stanley <joel.stanley@....ibm.com>
Subject: Re: [PATCH] clk: aspeed: Handle inverse polarity of USB port 1 clock
 gate

On 01/12, Benjamin Herrenschmidt wrote:
> The USB port 1 clock gate control has an inversed polarity
> from all the other clock gates in the chip. This makes the
> aspeed_clk_{enable,disable} functions honor the flag
> CLK_GATE_SET_TO_DISABLE and set that flag appropriately
> so it's set for all clocks except USB port 1.
> 
> Signed-off-by: Benjamin Herrenschmidt <benh@...nel.crashing.org>
> --
> 
> I chose not to add a column to the table for that one special
> case. If future chips start growing more of these, we should
> consider adding this to the table instead.
> 
> Without this, USB port 1 doesn't work properly with the new
> clk driver.
> 
> ---

Applied to clk-next

-- 
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project