[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <13704601.M15qmmjcHi@phil>
Date: Wed, 14 Mar 2018 00:38:40 +0100
From: Heiko Stuebner <heiko@...ech.de>
To: Derek Basehore <dbasehore@...omium.org>
Cc: linux-kernel@...r.kernel.org, linux-rockchip@...ts.infradead.org,
linux-arm-kernel@...ts.infradead.org, linux-clk@...r.kernel.org,
sboyd@...nel.org, mturquette@...libre.com
Subject: Re: [PATCH] clk: rockchip: Add 1.6GHz PLL rate
Am Dienstag, 13. März 2018, 21:37:19 CET schrieb Derek Basehore:
> We need this rate to generate 100, 200, and 228.57MHz from the same
> PLL. 228.57MHz is useful for a pixel clock when the VPLL is used for
> and external display.
>
> Signed-off-by: Derek Basehore <dbasehore@...omium.org>
applied for 4.17
Thanks
Heiko
Powered by blists - more mailing lists