lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <CAK7LNAS=ZCnD0rAP9yrTZLuK=oBuQN4ZxwA5WCMenidohiNsKw@mail.gmail.com> Date: Mon, 2 Apr 2018 12:41:02 +0900 From: Masahiro Yamada <yamada.masahiro@...ionext.com> To: Kunihiko Hayashi <hayashi.kunihiko@...ionext.com> Cc: Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...nel.org>, linux-clk <linux-clk@...r.kernel.org>, linux-arm-kernel <linux-arm-kernel@...ts.infradead.org>, Linux Kernel Mailing List <linux-kernel@...r.kernel.org> Subject: Re: [PATCH 3/3] clk: uniphier: add additional ethernet clock lines for Pro4 2018-03-30 18:44 GMT+09:00 Kunihiko Hayashi <hayashi.kunihiko@...ionext.com>: > Pro4 SoC has clock lines for Giga-bit feature and ethernet phy, > and these are mandatory to activate the ethernet controller. This adds > support for the clock lines. > > Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@...ionext.com> > --- Acked-by: Masahiro Yamada <yamada.masahiro@...ionext.com> -- Best Regards Masahiro Yamada
Powered by blists - more mailing lists