[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1db092c8-95fb-5747-f7b9-f6a215b1aa5b@gmail.com>
Date: Wed, 16 May 2018 00:17:57 +0200
From: Marek Vasut <marek.vasut@...il.com>
To: Radu Pirea <radu.pirea@...rochip.com>,
Boris Brezillon <boris.brezillon@...tlin.com>
Cc: linux-kernel@...r.kernel.org, linux-mtd@...ts.infradead.org,
Zhiqiang.Hou@....com, pp@...ix.com, richard@....at,
computersforpeace@...il.com, dwmw2@...radead.org
Subject: Re: [PATCH] mtd: spi-nor: add support for Microchip 25LC256
On 05/15/2018 06:22 PM, Radu Pirea wrote:
> On Fri, 2018-05-04 at 20:40 +0200, Boris Brezillon wrote:
>> On Fri, 4 May 2018 18:54:04 +0300
>> Radu Pirea <radu.pirea@...rochip.com> wrote:
>>
>>> Added geometry description for Microchip 25LC256 memory.
>>
>> Same as for the dataflash stuff you posted a few weeks ago: I don't
>> think this device belongs in the SPI NOR framework.
> Hi Boris,
>
> 25lc256 memory is similar with mr25h256, the only difference is the
> page size(64 vs 256). Because mr25h256 is already in SPI NOR framework
> I added here 25lc256.
I think I must be reading the wrong datasheet, but can you show me how
does it support things like READID opcode ?
--
Best regards,
Marek Vasut
Powered by blists - more mailing lists