[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20180604073946.GI25455@dell>
Date: Mon, 4 Jun 2018 08:39:46 +0100
From: Lee Jones <lee.jones@...aro.org>
To: Jarkko Nikula <jarkko.nikula@...ux.intel.com>
Cc: linux-kernel@...r.kernel.org,
Andy Shevchenko <andriy.shevchenko@...ux.intel.com>,
Mika Westerberg <mika.westerberg@...ux.intel.com>,
linux-i2c@...r.kernel.org, linux-input@...r.kernel.org,
Jian-Hong Pan <jian-hong@...lessm.com>,
Chris Chiu <chiu@...lessm.com>,
Daniel Drake <drake@...lessm.com>, stable@...r.kernel.org
Subject: Re: [PATCH] mfd: intel-lpss: Fix Intel Cannon Lake LPSS I2C input
clock
On Fri, 18 May 2018, Jarkko Nikula wrote:
> Intel Cannon Lake PCH has much higher 216 MHz input clock to LPSS I2C
> than Sunrisepoint which uses 120 MHz. Preliminary information was that
> both share the same clock rate but actual silicon implements elevated
> rate for better support for 3.4 MHz high-speed I2C.
>
> This incorrect input clock rate results too high I2C bus clock in case
> ACPI doesn't provide tuned I2C timing parameters since I2C host
> controller driver calculates them from input clock rate.
>
> Fix this by using the correct rate. We still share the same 230 ns SDA
> hold time value than Sunrisepoint.
>
> Cc: stable@...r.kernel.org
> Fixes: b418bbff36dd ("mfd: intel-lpss: Add Intel Cannonlake PCI IDs")
> Reported-by: Jian-Hong Pan <jian-hong@...lessm.com>
> Reported-by: Chris Chiu <chiu@...lessm.com>
> Reported-by: Daniel Drake <drake@...lessm.com>
> Signed-off-by: Jarkko Nikula <jarkko.nikula@...ux.intel.com>
> ---
> Hi Jian-Hong, Chris and Daniel. Could you test does this fix your
> touchpad issue?
> ---
> drivers/mfd/intel-lpss-pci.c | 25 +++++++++++++++----------
> 1 file changed, 15 insertions(+), 10 deletions(-)
Applied, thanks.
--
Lee Jones [李琼斯]
Linaro Services Technical Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
Powered by blists - more mailing lists