lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <5B2CB5C7.1020801@huawei.com>
Date:   Fri, 22 Jun 2018 16:39:35 +0800
From:   Yang Yingliang <yangyingliang@...wei.com>
To:     Marc Zyngier <marc.zyngier@....com>
CC:     Hanjun Guo <guohanjun@...wei.com>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>, <xuehuahu@...ilicon.com>
Subject: Supporting more IRQs than NR_IRQS + 8196 on ARM64 server

Hi, Marc
     Current system only supports (NR_IRQS + 8196) interrupts.  It's not 
enough on ARM64
server, on D06 we have several pcie devices and each device supports 256 
VMs and each
VM uses 64 interrupts. Can we set NR_IRQS to a bigger value to support 
more interrupts ?

Thanks,
Yang

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ