lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <d9fb69e1-6a25-a3a8-8073-c556f7ebcb92@arm.com>
Date:   Fri, 22 Jun 2018 11:38:34 +0100
From:   Marc Zyngier <marc.zyngier@....com>
To:     Yang Yingliang <yangyingliang@...wei.com>
Cc:     Hanjun Guo <guohanjun@...wei.com>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>, xuehuahu@...ilicon.com
Subject: Re: Supporting more IRQs than NR_IRQS + 8196 on ARM64 server

Hi Yang,

On 22/06/18 09:39, Yang Yingliang wrote:
> Hi, Marc
> Current system only supports (NR_IRQS + 8196) interrupts. It's not 
> enough on ARM64 server, on D06 we have several pcie devices and each
> device supports 256 VMs and each VM uses 64 interrupts. Can we set> NR_IRQS to a bigger value to support more interrupts ?
You could, but it feels quite hackish, and not future proof at all. It
would unnecessarily affect smaller systems that do not need the overhead.

I'd rather we offer the architecture a way to buy into a more dynamic
scheme which wouldn't be limited by a bitmap, or at least made the
bitmap extensible.

I'll have a think about it.

Thanks,

	M.
-- 
Jazz is not dead. It just smells funny...

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ