lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20180627075915.dwqo6w55c7xxvjmt@paasikivi.fi.intel.com>
Date:   Wed, 27 Jun 2018 10:59:16 +0300
From:   Sakari Ailus <sakari.ailus@...ux.intel.com>
To:     alanx.chiang@...el.com
Cc:     linux-i2c@...r.kernel.org, andy.yeh@...el.com,
        andriy.shevchenko@...ux.intel.com, andriy.shevchenko@...el.com,
        rajmohan.mani@...el.com, andy.shevchenko@...il.com,
        tfiga@...omium.org, jcliang@...omium.org, brgl@...ev.pl,
        robh+dt@...nel.org, mark.rutland@....com, arnd@...db.de,
        gregkh@...uxfoundation.org, linux-kernel@...r.kernel.org,
        devicetree@...r.kernel.org
Subject: Re: [PATCH v3 1/2] dt-bindings: at24: Add address-width property

On Wed, Jun 27, 2018 at 01:46:24PM +0800, alanx.chiang@...el.com wrote:
> From: Alan Chiang <alanx.chiang@...el.com>
> 
> The AT24 series chips use 8-bit address by default. If some
> chips would like to support more than 8 bits, the at24 driver
> should be added the compatible field for specfic chips.
> 
> Provide a flexible way to determine the addressing bits through
> address-width in this patch.
> 
> Signed-off-by: Alan Chiang <alanx.chiang@...el.com>
> Signed-off-by: Andy Yeh <andy.yeh@...el.com>

Acked-by: Sakari Ailus <sakari.ailus@...ux.intel.com>

-- 
Sakari Ailus
sakari.ailus@...ux.intel.com

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ