[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1814959.07NGAI1aoU@jernej-laptop>
Date: Fri, 29 Jun 2018 21:32:59 +0200
From: Jernej Škrabec <jernej.skrabec@...l.net>
To: Chen-Yu Tsai <wens@...e.org>
Cc: Maxime Ripard <maxime.ripard@...tlin.com>,
Rob Herring <robh+dt@...nel.org>,
David Airlie <airlied@...ux.ie>,
Gustavo Padovan <gustavo@...ovan.org>,
Maarten Lankhorst <maarten.lankhorst@...ux.intel.com>,
Sean Paul <seanpaul@...omium.org>,
Mark Rutland <mark.rutland@....com>,
dri-devel <dri-devel@...ts.freedesktop.org>,
devicetree <devicetree@...r.kernel.org>,
linux-arm-kernel <linux-arm-kernel@...ts.infradead.org>,
linux-kernel <linux-kernel@...r.kernel.org>,
linux-clk <linux-clk@...r.kernel.org>,
linux-sunxi <linux-sunxi@...glegroups.com>
Subject: Re: [linux-sunxi] Re: [PATCH v3 15/24] dt-bindings: display: sun4i-drm: Add description of A64 HDMI PHY
Dne četrtek, 28. junij 2018 ob 09:00:32 CEST je Chen-Yu Tsai napisal(a):
> On Thu, Jun 28, 2018 at 12:51 PM, Jernej Škrabec
>
> <jernej.skrabec@...l.net> wrote:
> > Dne četrtek, 28. junij 2018 ob 04:19:55 CEST je Chen-Yu Tsai napisal(a):
> >> On Mon, Jun 25, 2018 at 8:02 PM, Jernej Skrabec <jernej.skrabec@...l.net>
> >
> > wrote:
> >> > A64 HDMI PHY is similar to H3 HDMI PHY except it has two possible PLL
> >> > clock parents. It is compatible to other HDMI PHYs, like that found in
> >> > R40.
> >> >
> >> > Acked-by: Rob Herring <robh@...nel.org>
> >> > Signed-off-by: Jernej Skrabec <jernej.skrabec@...l.net>
> >> > ---
> >> >
> >> > Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt | 4 +++-
> >> > 1 file changed, 3 insertions(+), 1 deletion(-)
> >> >
> >> > diff --git
> >> > a/Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt
> >> > b/Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt index
> >> > 84fe38dbb900..dc83f21ef188 100644
> >> > --- a/Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt
> >> > +++ b/Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt
> >> > @@ -101,6 +101,7 @@ DWC HDMI PHY
> >> >
> >> > Required properties:
> >> > - compatible: value must be one of:
> >> > + * allwinner,sun50i-a64-hdmi-phy
> >> >
> >> > * allwinner,sun8i-a83t-hdmi-phy
> >> > * allwinner,sun8i-h3-hdmi-phy
> >>
> >> Nit: the list is sorted by family first, then SoC name, so it should
> >> be the last on the list.
> >
> > I went alphabetically, since "5" is before "8"...
>
> I see. I think version sort applies here, given that sun50i is newer
> than sun8i.
Should I make a patch for that?
Best regards,
Jernej
>
> ChenYu
>
> > Best regards,
> > Jernej
> >
> >> Otherwise,
> >>
> >> Reviewed-by: Chen-Yu Tsai <wens@...e.org>
> >>
> >> > - reg: base address and size of memory-mapped region
> >> >
> >> > @@ -111,8 +112,9 @@ Required properties:
> >> > - resets: phandle to the reset controller driving the PHY
> >> > - reset-names: must be "phy"
> >> >
> >> > -H3 HDMI PHY requires additional clock:
> >> >
> >> > +H3 and A64 HDMI PHY require additional clocks:
> >> > - pll-0: parent of phy clock
> >> >
> >> > + - pll-1: second possible phy clock parent (A64 only)
> >> >
> >> > TV Encoder
> >> > ----------
> >> >
> >> > --
> >> > 2.18.0
> >
> > --
> > You received this message because you are subscribed to the Google Groups
> > "linux-sunxi" group. To unsubscribe from this group and stop receiving
> > emails from it, send an email to
> > linux-sunxi+unsubscribe@...glegroups.com. For more options, visit
> > https://groups.google.com/d/optout.
Powered by blists - more mailing lists