[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <434aae44-d289-6683-9395-cb5711cd4b71@gmail.com>
Date: Mon, 16 Jul 2018 15:33:30 +0200
From: Matthias Brugger <matthias.bgg@...il.com>
To: Sean Wang <sean.wang@...iatek.com>
Cc: sboyd@...eaurora.org, mturquette@...libre.com, robh+dt@...nel.org,
mark.rutland@....com, p.zabel@...gutronix.de,
devicetree@...r.kernel.org, linux-mediatek@...ts.infradead.org,
linux-clk@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2 1/6] dt-bindings: gpu: mali-utgard: add
mediatek,mt7623-mali compatible
On 27/06/18 10:52, Sean Wang wrote:
> On Mon, 2018-06-25 at 17:14 +0200, Matthias Brugger wrote:
>>
>> On 27/04/18 10:14, sean.wang@...iatek.com wrote:
>>> From: Sean Wang <sean.wang@...iatek.com>
>>>
>>> The MediaTek MT7623 SoC contains a Mali-450, so add a compatible for it
>>> and define its own vendor-specific properties.
>>>
>>> Reviewed-by: Rob Herring <robh@...nel.org>
>>> Signed-off-by: Sean Wang <sean.wang@...iatek.com>
>>> ---
>>
>> Hi Rob,
>>
>> Any comments regarding this patch?
>>
>> Regards,
>> Matthias
>>
>
> Hi, Matthias
>
> I've already got a Reviewed-by tag from Rob.
>
> Is it possible that this patch go through your tree ?
>
Basically yes, I just want to get the mmsys problem fixed first.
Sorry I know it is on my plate. I'll try to send a new version this week.
Regards,
Matthias
> Sean
>
>>> Documentation/devicetree/bindings/gpu/arm,mali-utgard.txt | 9 +++++++++
>>> 1 file changed, 9 insertions(+)
>>>
>>> diff --git a/Documentation/devicetree/bindings/gpu/arm,mali-utgard.txt b/Documentation/devicetree/bindings/gpu/arm,mali-utgard.txt
>>> index 99d1c0a..656068f 100644
>>> --- a/Documentation/devicetree/bindings/gpu/arm,mali-utgard.txt
>>> +++ b/Documentation/devicetree/bindings/gpu/arm,mali-utgard.txt
>>> @@ -19,6 +19,7 @@ Required properties:
>>> + rockchip,rk3228-mali
>>> + rockchip,rk3328-mali
>>> + stericsson,db8500-mali
>>> + + mediatek,mt7623-mali
>>>
>>> - reg: Physical base address and length of the GPU registers
>>>
>>> @@ -89,6 +90,14 @@ to specify one more vendor-specific compatible, among:
>>> * interrupt-names and interrupts:
>>> + combined: combined interrupt of all of the above lines
>>>
>>> + - mediatek,mt7623-mali
>>> + Required properties:
>>> + * resets: phandle to the reset line for the GPU
>>> + * mediatek,larb: phandle pointed to the local arbiter used to control the
>>> + access to external memory on the SoC.
>>> + see Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt
>>> + for details
>>> +
>>> Example:
>>>
>>> mali: gpu@...0000 {
>>>
>
>
Powered by blists - more mailing lists