[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <0de82cabf0585608a5b7f8316f59c054@agner.ch>
Date: Thu, 26 Jul 2018 09:19:27 +0200
From: Stefan Agner <stefan@...er.ch>
To: Marcel Ziswiler <marcel@...wiler.com>,
Rob Herring <robh+dt@...nel.org>
Cc: devicetree@...r.kernel.org, linux-tegra@...r.kernel.org,
linux-kernel@...r.kernel.org,
Marcel Ziswiler <marcel.ziswiler@...adex.com>,
Thierry Reding <thierry.reding@...il.com>,
Jonathan Hunter <jonathanh@...dia.com>,
Mark Rutland <mark.rutland@....com>,
linux-tegra-owner@...r.kernel.org
Subject: Re: [PATCH 02/15] ARM: tegra: apalis-tk1: reorder pcie properties
On 24.07.2018 12:42, Marcel Ziswiler wrote:
> From: Marcel Ziswiler <marcel.ziswiler@...adex.com>
>
> Reorder PCIe properties.
Hm, first vs. last property, as far as I can tell there is no official
recommendation. Maybe Rob can comment on that?
Most device trees put status last, also the base device trees
tegra30.dtsi/tegra124.dtsi. So I think in this case we should go with
last property (before subnodes).
--
Stefan
>
> Signed-off-by: Marcel Ziswiler <marcel.ziswiler@...adex.com>
>
> ---
>
> arch/arm/boot/dts/tegra124-apalis-v1.2.dtsi | 2 +-
> arch/arm/boot/dts/tegra124-apalis.dtsi | 2 +-
> 2 files changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/arch/arm/boot/dts/tegra124-apalis-v1.2.dtsi
> b/arch/arm/boot/dts/tegra124-apalis-v1.2.dtsi
> index 09e3641258ae..cb7e53c86408 100644
> --- a/arch/arm/boot/dts/tegra124-apalis-v1.2.dtsi
> +++ b/arch/arm/boot/dts/tegra124-apalis-v1.2.dtsi
> @@ -39,9 +39,9 @@
>
> /* I210 Gigabit Ethernet Controller (On-module) */
> pci@2,0 {
> + status = "okay";
> phys = <&{/padctl@...9f000/pads/pcie/lanes/pcie-2}>;
> phy-names = "pcie-0";
> - status = "okay";
>
> pcie@0 {
> reg = <0 0 0 0 0>;
> diff --git a/arch/arm/boot/dts/tegra124-apalis.dtsi
> b/arch/arm/boot/dts/tegra124-apalis.dtsi
> index 5e7ae5e92fb8..d73ee974648a 100644
> --- a/arch/arm/boot/dts/tegra124-apalis.dtsi
> +++ b/arch/arm/boot/dts/tegra124-apalis.dtsi
> @@ -74,9 +74,9 @@
>
> /* I210 Gigabit Ethernet Controller (On-module) */
> pci@2,0 {
> + status = "okay";
> phys = <&{/padctl@...9f000/pads/pcie/lanes/pcie-2}>;
> phy-names = "pcie-0";
> - status = "okay";
>
> pcie@0 {
> reg = <0 0 0 0 0>;
Powered by blists - more mailing lists