[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20180803224627.3c5d8072@archlinux>
Date: Fri, 3 Aug 2018 22:46:27 +0100
From: Jonathan Cameron <jic23@...nel.org>
To: Brian Masney <masneyb@...tation.org>
Cc: robh+dt@...nel.org, mark.rutland@....com, andy.gross@...aro.org,
david.brown@...aro.org, linux-iio@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-msm@...r.kernel.org, linux-soc@...r.kernel.org,
jonathan@...ek.ca, jmaneyrol@...ensense.com, knaack.h@....de,
lars@...afoo.de, pmeerw@...erw.net, mkelly@...o.com,
fischerdouglasc@...il.com, bshah@....org, ctatlor97@...il.com
Subject: Re: [PATCH v3 2/9] ARM: dts: qcom: msm8974-hammerhead: add device
tree bindings for mpu6515
On Thu, 2 Aug 2018 20:18:53 -0400
Brian Masney <masneyb@...tation.org> wrote:
> This patch adds device tree bindings for the mpu6515 to the LG Nexus 5
> (hammerhead) phone. Confirmed that the gyroscope / accelerometer
> (mpu6515), magnetometer (ak8963), and temperature / pressure (bmp280)
> sensors are available on the phone.
>
> Interrupts are not working properly on the ak8963 magnetometer so they
> are currently not configured.
>
> The bmp280 retuns temperature/pressure measurement skipped errors but
> will reliably work if I run:
>
> echo 1 > in_pressure_oversampling_ratio
> echo 1 > in_temp_oversampling_ratio
>
> Signed-off-by: Brian Masney <masneyb@...tation.org>
> Signed-off-by: Jonathan Marek <jonathan@...ek.ca>
I've queued up the regulator patch for IIO but it won't make the coming
merge window. There is no dependence between this and that patch, but
I would assume the hardware won't work until both are present.
Jonathan
> ---
> I'll send follow up patch(es) once I investigate why the skipped errors
> are occurring with the bmp280 with the default oversampling ratios.
>
> .../qcom-msm8974-lge-nexus5-hammerhead.dts | 56 +++++++++++++++++++
> arch/arm/boot/dts/qcom-msm8974.dtsi | 11 ++++
> 2 files changed, 67 insertions(+)
>
> diff --git a/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts b/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts
> index c2dc9d09484a..928affae1885 100644
> --- a/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts
> +++ b/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts
> @@ -241,6 +241,24 @@
> bias-pull-up;
> };
> };
> +
> + i2c12_pins: i2c12 {
> + mux {
> + pins = "gpio87", "gpio88";
> + function = "blsp_i2c12";
> + drive-strength = <2>;
> + bias-disable;
> + };
> + };
> +
> + mpu6515_pin: mpu6515 {
> + irq {
> + pins = "gpio73";
> + function = "gpio";
> + bias-disable;
> + input-enable;
> + };
> + };
> };
>
> sdhci@...24900 {
> @@ -277,6 +295,44 @@
> linux,code = <KEY_VOLUMEDOWN>;
> };
> };
> +
> + i2c@...68000 {
> + status = "ok";
> + pinctrl-names = "default";
> + pinctrl-0 = <&i2c12_pins>;
> + clock-frequency = <100000>;
> + qcom,src-freq = <50000000>;
> +
> + mpu6515@68 {
> + compatible = "invensense,mpu6515";
> + reg = <0x68>;
> + interrupts-extended = <&msmgpio 73 IRQ_TYPE_EDGE_FALLING>;
> + vddio-supply = <&pm8941_lvs1>;
> +
> + pinctrl-names = "default";
> + pinctrl-0 = <&mpu6515_pin>;
> +
> + i2c-gate {
> + #address-cells = <1>;
> + #size-cells = <0>;
> + ak8963@f {
> + compatible = "asahi-kasei,ak8963";
> + reg = <0x0f>;
> + // Currently only works in polling mode.
> + // gpios = <&msmgpio 61 0>;
> + vid-supply = <&pm8941_lvs1>;
> + vdd-supply = <&pm8941_l17>;
> + };
> +
> + bmp280@76 {
> + compatible = "bosch,bmp280";
> + reg = <0x76>;
> + vdda-supply = <&pm8941_lvs1>;
> + vddd-supply = <&pm8941_l17>;
> + };
> + };
> + };
> + };
> };
>
> &spmi_bus {
> diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi
> index d9019a49b292..cebb6ae9143a 100644
> --- a/arch/arm/boot/dts/qcom-msm8974.dtsi
> +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi
> @@ -737,6 +737,17 @@
> dma-names = "tx", "rx";
> };
>
> + blsp_i2c12: i2c@...68000 {
> + status = "disabled";
> + compatible = "qcom,i2c-qup-v2.1.1";
> + reg = <0xf9968000 0x1000>;
> + interrupts = <0 106 IRQ_TYPE_NONE>;
> + clocks = <&gcc GCC_BLSP2_QUP6_I2C_APPS_CLK>, <&gcc GCC_BLSP2_AHB_CLK>;
> + clock-names = "core", "iface";
> + #address-cells = <1>;
> + #size-cells = <0>;
> + };
> +
> spmi_bus: spmi@...cf000 {
> compatible = "qcom,spmi-pmic-arb";
> reg-names = "core", "intr", "cnfg";
Powered by blists - more mailing lists