lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 30 Aug 2018 22:20:44 +0300 From: Dmitry Osipenko <digetx@...il.com> To: Thierry Reding <thierry.reding@...il.com>, Jonathan Hunter <jonathanh@...dia.com>, Peter De Schrijver <pdeschrijver@...dia.com>, Prashant Gaikwad <pgaikwad@...dia.com>, Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...nel.org> Cc: linux-clk@...r.kernel.org, linux-tegra@...r.kernel.org, linux-kernel@...r.kernel.org Subject: [PATCH v1 2/3] clk: tegra: Add more rates to Tegra30 PLLX frequency table Add more predefined rates to the PLLX table, allowing to lower the rate down to 312MHz. This gives more variations of frequency selection to the CPUFREQ driver. Signed-off-by: Dmitry Osipenko <digetx@...il.com> --- drivers/clk/tegra/clk-tegra30.c | 42 +++++++++++++++++++++++++++++++++ 1 file changed, 42 insertions(+) diff --git a/drivers/clk/tegra/clk-tegra30.c b/drivers/clk/tegra/clk-tegra30.c index c4b78316ba8a..0f8797ca39e2 100644 --- a/drivers/clk/tegra/clk-tegra30.c +++ b/drivers/clk/tegra/clk-tegra30.c @@ -342,6 +342,48 @@ static struct tegra_clk_pll_freq_table pll_x_freq_table[] = { { 16800000, 1000000000, 833, 14, 1, 8 }, /* actual: 999.6 MHz */ { 19200000, 1000000000, 625, 12, 1, 8 }, { 26000000, 1000000000, 1000, 26, 1, 8 }, + /* 912 MHz */ + { 12000000, 912000000, 912, 12, 1, 8 }, + { 13000000, 912000000, 912, 13, 1, 8 }, + { 16800000, 912000000, 760, 14, 1, 8 }, + { 19200000, 912000000, 760, 16, 1, 8 }, + { 26000000, 912000000, 912, 26, 1, 8 }, + /* 816 MHz */ + { 12000000, 816000000, 816, 12, 1, 8 }, + { 13000000, 816000000, 816, 13, 1, 8 }, + { 16800000, 816000000, 680, 14, 1, 8 }, + { 19200000, 816000000, 680, 16, 1, 8 }, + { 26000000, 816000000, 816, 26, 1, 8 }, + /* 760 MHz */ + { 12000000, 760000000, 760, 12, 1, 8 }, + { 13000000, 760000000, 760, 13, 1, 8 }, + { 16800000, 760000000, 950, 21, 1, 8 }, + { 19200000, 760000000, 950, 24, 1, 8 }, + { 26000000, 760000000, 760, 26, 1, 8 }, + /* 750 MHz */ + { 12000000, 750000000, 750, 12, 1, 8 }, + { 13000000, 750000000, 750, 13, 1, 8 }, + { 16800000, 750000000, 625, 14, 1, 8 }, + { 19200000, 750000000, 625, 16, 1, 8 }, + { 26000000, 750000000, 750, 26, 1, 8 }, + /* 608 MHz */ + { 12000000, 608000000, 608, 12, 1, 8 }, + { 13000000, 608000000, 608, 13, 1, 8 }, + { 16800000, 608000000, 760, 21, 1, 8 }, + { 19200000, 608000000, 380, 12, 1, 8 }, + { 26000000, 608000000, 608, 26, 1, 8 }, + /* 456 MHz */ + { 12000000, 456000000, 456, 12, 1, 8 }, + { 13000000, 456000000, 456, 13, 1, 8 }, + { 16800000, 456000000, 380, 15, 1, 8 }, + { 19200000, 456000000, 380, 14, 1, 8 }, + { 26000000, 456000000, 456, 26, 1, 8 }, + /* 312 MHz */ + { 12000000, 312000000, 312, 12, 1, 8 }, + { 13000000, 312000000, 312, 13, 1, 8 }, + { 16800000, 312000000, 260, 14, 1, 8 }, + { 19200000, 312000000, 260, 16, 1, 8 }, + { 26000000, 312000000, 312, 26, 1, 8 }, { 0, 0, 0, 0, 0, 0 }, }; -- 2.18.0
Powered by blists - more mailing lists