| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <1538725383-19781-1-git-send-email-ludovic.Barre@st.com>
Date: Fri, 5 Oct 2018 09:43:01 +0200
From: Ludovic Barre <ludovic.Barre@...com>
To: Mark Brown <broonie@...nel.org>,
Marek Vasut <marek.vasut@...il.com>,
Boris Brezillon <boris.brezillon@...tlin.com>,
Rob Herring <robh+dt@...nel.org>
CC: Maxime Coquelin <mcoquelin.stm32@...il.com>,
Alexandre Torgue <alexandre.torgue@...com>,
<linux-spi@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>,
<linux-stm32@...md-mailman.stormreply.com>,
<devicetree@...r.kernel.org>, Ludovic Barre <ludovic.barre@...com>
Subject: [PATCH 0/2] spi: spi-mem: add stm32 qspi controller
From: Ludovic Barre <ludovic.barre@...com>
The goal of this serie is to add support of qspi controller for stm32.
It is a specialized communication interface targeting single,
dual or quad SPI Flash memories (NOR/NAND).
Ludovic Barre (2):
dt-bindings: spi: add stm32 qspi controller
spi: spi-mem: add stm32 qspi controller
.../devicetree/bindings/spi/spi-stm32-qspi.txt | 44 ++
drivers/spi/Kconfig | 9 +
drivers/spi/Makefile | 1 +
drivers/spi/spi-stm32-qspi.c | 512 +++++++++++++++++++++
4 files changed, 566 insertions(+)
create mode 100644 Documentation/devicetree/bindings/spi/spi-stm32-qspi.txt
create mode 100644 drivers/spi/spi-stm32-qspi.c
--
2.7.4
Powered by blists - more mailing lists