[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <154037090051.53599.2028207035827537000@swboyd.mtv.corp.google.com>
Date: Wed, 24 Oct 2018 01:48:20 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: Catalin Marinas <catalin.marinas@....com>,
Chen-Yu Tsai <wens@...e.org>, David Airlie <airlied@...ux.ie>,
Icenowy Zheng <icenowy@...c.io>,
Jagan Teki <jagan@...rulasolutions.com>,
Jernej Skrabec <jernej.skrabec@...l.net>,
Mark Rutland <mark.rutland@....com>,
Maxime Ripard <maxime.ripard@...e-electrons.com>,
Michael Trimarchi <michael@...rulasolutions.com>,
Michael Turquette <mturquette@...libre.com>,
Rob Herring <robh+dt@...nel.org>,
Vasily Khoruzhick <anarsoul@...il.com>,
Will Deacon <will.deacon@....com>, devicetree@...r.kernel.org,
dri-devel@...ts.freedesktop.org,
linux-arm-kernel@...ts.infradead.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-sunxi@...glegroups.com
Cc: Jagan Teki <jagan@...rulasolutions.com>
Subject: Re: [PATCH v2 01/15] clk: sunxi-ng: a64: Fix gate bit of DSI DPHY
Quoting Jagan Teki (2018-10-23 08:50:21)
> DSI DPHY gate bit on MIPI DSI clock register is bit 15
> not bit 30.
>
> Signed-off-by: Jagan Teki <jagan@...rulasolutions.com>
> ---
Acked-by: Stephen Boyd <sboyd@...nel.org>
Powered by blists - more mailing lists