[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <154482488309.19322.1300826887966936368@swboyd.mtv.corp.google.com>
Date: Fri, 14 Dec 2018 14:01:23 -0800
From: Stephen Boyd <sboyd@...nel.org>
To: Matthias Brugger <matthias.bgg@...il.com>,
Nicolas Boichat <drinkcat@...omium.org>,
Rob Herring <robh@...nel.org>,
Stephen Boyd <sboyd@...eaurora.org>,
Weiyi Lu <weiyi.lu@...iatek.com>
Cc: James Liao <jamesjj.liao@...iatek.com>,
Fan Chen <fan.chen@...iatek.com>,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-mediatek@...ts.infradead.org, linux-clk@...r.kernel.org,
srv_heupstream@...iatek.com, stable@...r.kernel.org,
Weiyi Lu <weiyi.lu@...iatek.com>
Subject: Re: [PATCH v3 12/12] clk: mediatek: Allow changing PLL rate when it is off
Quoting Weiyi Lu (2018-12-09 23:32:40)
> From: James Liao <jamesjj.liao@...iatek.com>
>
> Some modules may need to change its clock rate before turn on it.
> So changing PLL's rate when it is off should be allowed.
> This patch removes PLL enabled check before set rate, so that
> PLLs can set new frequency even if they are off.
>
> On MT8173 for example, ARMPLL's enable bit can be controlled by
> other HW. That means ARMPLL may be turned on even if we (CPU / SW)
> set ARMPLL's enable bit as 0. In this case, SW may want and can
> still change ARMPLL's rate by changing its pcw and postdiv settings.
> But without this patch, new pcw setting will not be applied because
> its enable bit is 0.
>
> (am from https://patchwork.kernel.org/patch/9411983/)
Remove this.
>
> Signed-off-by: James Liao <jamesjj.liao@...iatek.com>
> Acked-by: Michael Turquette <mturuqette@...libre.com>
> Signed-off-by: Weiyi Lu <weiyi.lu@...iatek.com>
Powered by blists - more mailing lists