lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 18 Dec 2018 09:15:33 -0600 From: Rob Herring <robh@...nel.org> To: Andrey Smirnov <andrew.smirnov@...il.com> Cc: Lorenzo Pieralisi <lorenzo.pieralisi@....com>, Bjorn Helgaas <bhelgaas@...gle.com>, Fabio Estevam <fabio.estevam@....com>, Chris Healy <cphealy@...il.com>, Lucas Stach <l.stach@...gutronix.de>, Leonard Crestez <leonard.crestez@....com>, "A.s. Dong" <aisheng.dong@....com>, Richard Zhu <hongxing.zhu@....com>, devicetree@...r.kernel.org, linux-imx@....com, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, linux-pci@...r.kernel.org Subject: Re: [PATCH v3 3/3] PCI: imx6: Add support for i.MX8MQ On Mon, Dec 17, 2018 at 08:07:02PM -0800, Andrey Smirnov wrote: > Add code needed to support i.MX8MQ variant. > > Signed-off-by: Andrey Smirnov <andrew.smirnov@...il.com> > Reviewed-by: Lucas Stach <l.stach@...gutronix.de> > Cc: Bjorn Helgaas <bhelgaas@...gle.com> > Cc: Fabio Estevam <fabio.estevam@....com> > Cc: Chris Healy <cphealy@...il.com> > Cc: Lucas Stach <l.stach@...gutronix.de> > Cc: Leonard Crestez <leonard.crestez@....com> > Cc: "A.s. Dong" <aisheng.dong@....com> > Cc: Richard Zhu <hongxing.zhu@....com> > Cc: Rob Herring <robh@...nel.org> > Cc: devicetree@...r.kernel.org > Cc: linux-imx@....com > Cc: linux-arm-kernel@...ts.infradead.org > Cc: linux-kernel@...r.kernel.org > Cc: linux-pci@...r.kernel.org > --- > .../bindings/pci/fsl,imx6q-pcie.txt | 6 +- > drivers/pci/controller/dwc/Kconfig | 4 +- > drivers/pci/controller/dwc/pci-imx6.c | 82 ++++++++++++++++++- > 3 files changed, 87 insertions(+), 5 deletions(-) > > diff --git a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt > index d514c1f2365f..1a10c313e8d7 100644 > --- a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt > +++ b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt > @@ -9,6 +9,7 @@ Required properties: > - "fsl,imx6sx-pcie", > - "fsl,imx6qp-pcie" > - "fsl,imx7d-pcie" > + - "fsl,imx8mq-pcie" > - reg: base address and length of the PCIe controller > - interrupts: A list of interrupt outputs of the controller. Must contain an > entry for each entry in the interrupt-names property. > @@ -45,7 +46,7 @@ Additional required properties for imx6sx-pcie: > PCIE_PHY power domains > - power-domain-names: Must be "pcie", "pcie_phy" > > -Additional required properties for imx7d-pcie: > +Additional required properties for imx7d-pcie and imx8mq-pcie: > - power-domains: Must be set to a phandle pointing to PCIE_PHY power domain > - resets: Must contain phandles to PCIe-related reset lines exposed by SRC > IP block > @@ -54,6 +55,9 @@ Additional required properties for imx7d-pcie: > - "apps" > - "turnoff" > > +Additional required properties for imx8mq-pcie: > +- fsl,controller-id: Logical ID of a given PCIE controller. PCIE1 is 0, PCIE2 is 1; > + Remove this. If GPR register offset is what you need, then put that into DT. Typically, we'd have a property with iomuxc phandle and offset. Rob
Powered by blists - more mailing lists