linux-kernel - [PATCH 0/2] Support for ARM Cortex A15 L2 internal asynchronous error detection

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [day] [month] [year] [list]

Message-ID: <AM6PR0702MB3799317C93057F1EA6C86393FA8A0@AM6PR0702MB3799.eurprd07.prod.outlook.com>
Date:   Tue, 8 Jan 2019 08:10:20 +0000
From:   "Wiebe, Wladislav (Nokia - DE/Ulm)" <wladislav.wiebe@...ia.com>
To:     "robh+dt@...nel.org" <robh+dt@...nel.org>,
        "mark.rutland@....com" <mark.rutland@....com>,
        "mchehab+samsung@...nel.org" <mchehab+samsung@...nel.org>,
        "gregkh@...uxfoundation.org" <gregkh@...uxfoundation.org>,
        "davem@...emloft.net" <davem@...emloft.net>,
        "akpm@...ux-foundation.org" <akpm@...ux-foundation.org>,
        "nicolas.ferre@...rochip.com" <nicolas.ferre@...rochip.com>,
        "arnd@...db.de" <arnd@...db.de>,
        "linux-edac@...r.kernel.org" <linux-edac@...r.kernel.org>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>,
        "bp@...en8.de" <bp@...en8.de>,
        "mchehab@...nel.org" <mchehab@...nel.org>,
        "akpm@...ux-foundation.org" <akpm@...ux-foundation.org>,
        "nicolas.ferre@...rochip.com" <nicolas.ferre@...rochip.com>,
        "arnd@...db.de" <arnd@...db.de>,
        "Sverdlin, Alexander (Nokia - DE/Ulm)" <alexander.sverdlin@...ia.com>
CC:     "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: [PATCH 0/2] Support for ARM Cortex A15 L2 internal asynchronous error
 detection

This patch series adds support for L2 internal asynchronous error detection
caused by L2 RAM double-bit ECC error or illegal writes to the
Interrupt Controller memory-map region on the Cortex A15.

Testing:
- works as module (loadable & unloadable) - OK
- works as build in kernel driver - OK
- interrupt registration - OK
- appears in EDAC subsystem/sysfs - OK

Wladislav Wiebe (2):
  dt-bindings: edac: ARM Cortex A15 L2 asynchronous error detection
  EDAC: add ARM Cortex A15 L2 internal asynchronous error detection driver

 .../bindings/edac/cortex_a15_l2_async_edac.txt     |  22 ++++
 MAINTAINERS                                        |   8 ++
 drivers/edac/Kconfig                               |  11 ++
 drivers/edac/Makefile                              |   1 +
 drivers/edac/cortex_a15_l2_async_edac.c            | 134 +++++++++++++++++++++
 5 files changed, 176 insertions(+)
 create mode 100644 .../bindings/edac/cortex_a15_l2_async_edac.txt
 create mode 100644 drivers/edac/cortex_a15_l2_async_edac.c

-- 
2.16.1