[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1549009319.22634.0.camel@mtksdaap41>
Date: Fri, 1 Feb 2019 16:21:59 +0800
From: Weiyi Lu <weiyi.lu@...iatek.com>
To: Stephen Boyd <sboyd@...nel.org>
CC: Matthias Brugger <matthias.bgg@...il.com>,
Nicolas Boichat <drinkcat@...omium.org>,
Rob Herring <robh@...nel.org>,
Stephen Boyd <sboyd@...eaurora.org>,
James Liao <jamesjj.liao@...iatek.com>,
<srv_heupstream@...iatek.com>, <linux-kernel@...r.kernel.org>,
<stable@...r.kernel.org>, Fan Chen <fan.chen@...iatek.com>,
<linux-mediatek@...ts.infradead.org>,
Owen Chen <owen.chen@...iatek.com>,
<linux-clk@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH v3 01/12] clk: mediatek: fixup: Disable tuner_en before
change PLL rate
On Fri, 2018-12-14 at 13:57 -0800, Stephen Boyd wrote:
> Why is "fixup" in the subject of this patch?
>
I'll fix in next version.
> Quoting Weiyi Lu (2018-12-09 23:32:29)
> > From: Owen Chen <owen.chen@...iatek.com>
> >
> > PLLs with tuner_en bit, such as APLL1, need to disable
> > tuner_en before apply new frequency settings, or the new frequency
> > settings (pcw) will not be applied.
> > The tuner_en bit will be disabled during changing PLL rate
> > and be restored after new settings applied.
> > Another minor change is to correct the macro name of pcw change bit
> > to CON1_PCW_CHG because PCW_CHG(BIT31) is on CON1.
> >
> > Cc: <stable@...r.kernel.org>
> > Signed-off-by: Owen Chen <owen.chen@...iatek.com>
>
> So there should be some Fixes: tag here too so we know what commit is
> being fixed?
>
I'll add in next version.
>
> _______________________________________________
> Linux-mediatek mailing list
> Linux-mediatek@...ts.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-mediatek
Powered by blists - more mailing lists