lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20190211144205.GB151039@google.com>
Date:   Mon, 11 Feb 2019 08:42:05 -0600
From:   Bjorn Helgaas <helgaas@...nel.org>
To:     Ingo Molnar <mingo@...nel.org>
Cc:     Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
        x86@...nel.org, linux-pci@...r.kernel.org,
        linux-kernel@...r.kernel.org, stable@...r.kernel.org
Subject: Re: [PATCH v2] PCI: Fixup the RTIT_BAR of Intel TH on Denverton

On Mon, Feb 11, 2019 at 08:41:41AM +0100, Ingo Molnar wrote:
> 
> * Alexander Shishkin <alexander.shishkin@...ux.intel.com> wrote:
> 
> > On Denverton's integration of the Intel(R) Trace Hub (for a reference
> > and overview see Documentation/trace/intel_th.txt) the reported size of
> > one of its resources (RTIT_BAR) doesn't match its actual size, which
> > leads to overlaps with other devices' resources.
> 
> Note that in the latest kernels it's Documentation/trace/intel_th.rst, 
> not .txt.

I fixed this, thanks, Ingo!

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ