[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <91fa1e08-a905-90a9-3577-fa3486bb951f@huawei.com>
Date: Thu, 14 Feb 2019 15:29:41 +0800
From: Hanjun Guo <guohanjun@...wei.com>
To: Shameer Kolothum <shameerali.kolothum.thodi@...wei.com>,
<lorenzo.pieralisi@....com>, <robin.murphy@....com>
CC: <andrew.murray@....com>, <jean-philippe.brucker@....com>,
<will.deacon@....com>, <mark.rutland@....com>,
<john.garry@...wei.com>, <pabba@...eaurora.org>,
<vkilari@...eaurora.org>, <rruigrok@...eaurora.org>,
<linux-acpi@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>, <linuxarm@...wei.com>,
<neil.m.leeder@...il.com>
Subject: Re: [PATCH v6 4/4] perf/smmuv3_pmu: Enable HiSilicon Erratum
162001800 quirk
On 2019/2/4 20:13, Shameer Kolothum wrote:
> HiSilicon erratum 162001800 describes the limitation of
> SMMUv3 PMCG implementation on HiSilicon Hip08 platforms.
>
> On these platforms, the PMCG event counter registers
> (SMMU_PMCG_EVCNTRn) are read only and as a result it
> is not possible to set the initial counter period value
> on event monitor start.
>
> To work around this, the current value of the counter
> is read and used for delta calculations. OEM information
> from ACPI header is used to identify the affected hardware
> platforms.
>
> Signed-off-by: Shameer Kolothum <shameerali.kolothum.thodi@...wei.com>
> ---
> drivers/acpi/arm64/iort.c | 16 ++++++++++++++-
> drivers/perf/arm_smmuv3_pmu.c | 48 ++++++++++++++++++++++++++++++++++++-------
> include/linux/acpi_iort.h | 1 +
> 3 files changed, 57 insertions(+), 8 deletions(-)
For this patch,
Reviewed-by: Hanjun Guo <hanjun.guo@...aro.org>
Thanks
Hanjun
Powered by blists - more mailing lists