[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20190220041011.oob4e7jk3fwoqjlg@gondor.apana.org.au>
Date: Wed, 20 Feb 2019 12:10:11 +0800
From: Herbert Xu <herbert@...dor.apana.org.au>
To: Zhou Wang <wangzhou1@...ilicon.com>
Cc: "David S . Miller" <davem@...emloft.net>,
linux-crypto@...r.kernel.org, linuxarm@...wei.com,
linux-kernel@...r.kernel.org, Kenneth Lee <liguozhu@...ilicon.com>,
Shiju Jose <shiju.jose@...wei.com>,
Hao Fang <fanghao11@...wei.com>
Subject: Re: [PATCH v2 2/4] crypto: hisilicon: Add queue management driver
for HiSilicon QM module
On Sat, Feb 02, 2019 at 10:25:43AM +0800, Zhou Wang wrote:
>
> In fact, I planned to register to acomp later.
>
> It also makes sense to use scomp if hardware engine is faster than CPU.
> So how about registering to scomp firstly, then we register this engine to
> acomp later?
Sorry, but the fact that you're doing a busy-wait for completion
means that scomp is not an appropriate choice.
Cheers,
--
Email: Herbert Xu <herbert@...dor.apana.org.au>
Home Page: http://gondor.apana.org.au/~herbert/
PGP Key: http://gondor.apana.org.au/~herbert/pubkey.txt
Powered by blists - more mailing lists