lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 22 Mar 2019 10:38:11 +0100 From: Joerg Roedel <joro@...tes.org> To: Lu Baolu <baolu.lu@...ux.intel.com> Cc: David Woodhouse <dwmw2@...radead.org>, ashok.raj@...el.com, jacob.jun.pan@...el.com, kevin.tian@...el.com, yi.l.liu@...el.com, iommu@...ts.linux-foundation.org, linux-kernel@...r.kernel.org, Jacob Pan <jacob.jun.pan@...ux.intel.com>, mark gross <mgross@...el.com> Subject: Re: [PATCH 1/2] iommu/vt-d: Check capability before disabling protected memory On Wed, Mar 20, 2019 at 09:58:33AM +0800, Lu Baolu wrote: > The spec states in 10.4.16 that the Protected Memory Enable > Register should be treated as read-only for implementations > not supporting protected memory regions (PLMR and PHMR fields > reported as Clear in the Capability register). > > Cc: Jacob Pan <jacob.jun.pan@...ux.intel.com> > Cc: mark gross <mgross@...el.com> > Suggested-by: Ashok Raj <ashok.raj@...el.com> > Fixes: f8bab73515ca5 ("intel-iommu: PMEN support") > Signed-off-by: Lu Baolu <baolu.lu@...ux.intel.com> > --- > drivers/iommu/intel-iommu.c | 3 +++ > 1 file changed, 3 insertions(+) Applied both, thanks.
Powered by blists - more mailing lists