[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <6563205.xRkLC0driV@pcbe13614>
Date: Wed, 10 Apr 2019 12:01:33 +0200
From: Federico Vaga <federico.vaga@...n.ch>
To: <federico.vaga@...n.ch>, Federico Vaga <federico.vaga@...n.ch>
CC: <linux-kernel@...r.kernel.org>, <linux-fpga@...r.kernel.org>,
<linux-pci@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-x86_64@...r.kernel.org>
Subject: Re: Device Description for FPGA Components on x86 system
Hello,
sorry to push for an answer but I do not want to take the risk of designing
something useless. I do not know how should I interpret a no-answer.
If the solution really does not exist today, then I would like to collect
opinions/arguments/requirements on the topic so that I can write something
useful not only for CERN but for the entire community.
Thank you
On Wednesday, March 27, 2019 6:17:18 PM CEST Federico Vaga wrote:
> Hello,
>
> I'm looking for guidance
>
> What I have:
> * Intel x86_64 computer
> * PCIe card with FPGA on it
>
> What I want to achieve:
> * load an FPGA bitstream on the card
> * load a device-tree like description for the FPGA devices contained in the
> bitstream
>
> This is achievable on ARM with DeviceTree, overlay-dt, fpga-mgr; but I'm
> puzzled about the x86_64 use-case. I'm not able to find recent and clear
> information.
>
> Does anyone know if this is doable? Perhaps with ACPI SSDTs overlay? Or with
> the DT?
>
> thanks
Powered by blists - more mailing lists