[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <155690112534.200842.9362435431679500492@swboyd.mtv.corp.google.com>
Date: Fri, 03 May 2019 09:32:05 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: "festevam@...il.com" <festevam@...il.com>,
"kernel@...gutronix.de" <kernel@...gutronix.de>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>,
"linux-clk@...r.kernel.org" <linux-clk@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"mturquette@...libre.com" <mturquette@...libre.com>,
"s.hauer@...gutronix.de" <s.hauer@...gutronix.de>,
"shawnguo@...nel.org" <shawnguo@...nel.org>,
Aisheng Dong <aisheng.dong@....com>,
Anson Huang <anson.huang@....com>
Cc: dl-linux-imx <linux-imx@....com>
Subject: Re: [PATCH] clk: imx: correct pfdv2 gate_bit/vld_bit operations
Quoting Anson Huang (2019-04-25 23:53:14)
> The operations of pfdv2 gate_bit/valid_bit are incorrect,
> they are defined as u8 for bit offset, but gate_bit is
> actually assigned as mask which could be 32 bit long and
> it causes overflow, and vld_bit is assigned as bit offset
> based on incorrect gate_bit value, it causes incorrect
> pfd clock gate status in clock tree, this patch fixes the
> issue by assigning them as correct bit offset.
>
> Fixes: 9fcb6be3b6c9 ("clk: imx: add pfdv2 support")
> Signed-off-by: Anson Huang <Anson.Huang@....com>
> ---
Applied to clk-next
Powered by blists - more mailing lists