[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAFBinCB6beHBKLcmXa-gwiyUrAD1z4tD92RDs9Rnjp=hArKbHw@mail.gmail.com>
Date: Tue, 7 May 2019 20:09:44 +0200
From: Martin Blumenstingl <martin.blumenstingl@...glemail.com>
To: Guillaume La Roque <glaroque@...libre.com>
Cc: linus.walleij@...aro.org, robh+dt@...nel.org, mark.rutland@....com,
khilman@...libre.com, linux-gpio@...r.kernel.org,
linux-amlogic@...ts.infradead.org, linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org
Subject: Re: [PATCH v3 6/6] pinctrl: meson: g12a: add DS bank value
On Tue, May 7, 2019 at 1:57 PM Guillaume La Roque <glaroque@...libre.com> wrote:
>
> add drive-strength bank register and bit value for G12A SoC
>
> Signed-off-by: Guillaume La Roque <glaroque@...libre.com>
Reviewed-by: Martin Blumenstingl <martin.blumenstingl@...glemail.com>
[...]
> + /* name first last irq pullen pull dir out in ds */
> + BANK_DS("Z", GPIOZ_0, GPIOZ_15, 12, 27,
> + 4, 0, 4, 0, 12, 0, 13, 0, 14, 0, 5, 0),
> + BANK_DS("H", GPIOH_0, GPIOH_8, 28, 36,
> + 3, 0, 3, 0, 9, 0, 10, 0, 11, 0, 4, 0),
a note for myself (because I keep forgetting this)
"5, 0" stands for:
- the register PAD_DS_REG5A as seen in the public S922X datasheet from
Hardkernel on page 224
- starting at bit 0
Powered by blists - more mailing lists