[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20190603093154.GA29175@kroah.com>
Date: Mon, 3 Jun 2019 11:31:54 +0200
From: Greg Kroah-Hartman <gregkh@...uxfoundation.org>
To: Shaokun Zhang <zhangshaokun@...ilicon.com>
Cc: linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
"Rafael J. Wysocki" <rafael@...nel.org>,
Sudeep Holla <sudeep.holla@....com>,
Catalin Marinas <catalin.marinas@....com>,
Jeremy Linton <jeremy.linton@....com>,
Will Deacon <will.deacon@....com>
Subject: Re: [PATCH v4 1/2] drivers: base: cacheinfo: Add variable to record
max cache line size
On Tue, May 28, 2019 at 10:16:53AM +0800, Shaokun Zhang wrote:
> Add coherency_max_size variable to record the maximum cache line size
> for different cache levels. If it is available, we will synchronize
> it as cache line size, otherwise we will use CTR_EL0.CWG reporting
> in cache_line_size() for arm64.
>
> Cc: Greg Kroah-Hartman <gregkh@...uxfoundation.org>
> Cc: "Rafael J. Wysocki" <rafael@...nel.org>
> Cc: Sudeep Holla <sudeep.holla@....com>
> Cc: Catalin Marinas <catalin.marinas@....com>
> Cc: Jeremy Linton <jeremy.linton@....com>
> Cc: Will Deacon <will.deacon@....com>
> Signed-off-by: Shaokun Zhang <zhangshaokun@...ilicon.com>
Reviewed-by: Greg Kroah-Hartman <gregkh@...uxfoundation.org>
Powered by blists - more mailing lists