lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 10 Jun 2019 13:50:01 +0000 From: Chris Brandt <Chris.Brandt@...esas.com> To: Geert Uytterhoeven <geert+renesas@...der.be>, Thomas Gleixner <tglx@...utronix.de>, Jason Cooper <jason@...edaemon.net>, Marc Zyngier <marc.zyngier@....com> CC: Yoshinori Sato <ysato@...rs.sourceforge.jp>, "linux-renesas-soc@...r.kernel.org" <linux-renesas-soc@...r.kernel.org>, "uclinux-h8-devel@...ts.sourceforge.jp" <uclinux-h8-devel@...ts.sourceforge.jp>, "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org> Subject: RE: [PATCH] irqchip: Enable compile-testing for Renesas drivers On Fri, Jun 07, 2019, Geert Uytterhoeven wrote: > config RENESAS_RZA1_IRQC > - bool > + bool "Renesas RZ/A1 IRQC support" if COMPILE_TEST > select IRQ_DOMAIN_HIERARCHY > + help > + Enable support for the Renesas RZ/A1 Interrupt Controller, to use up > + to 8 external interrupts with configurable sense select. Appreciated−by: Chris Brandt <chris.brandt@...esas.com> :)
Powered by blists - more mailing lists