lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Mon, 17 Jun 2019 11:44:31 +0200
From:   Alexandre Torgue <alexandre.torgue@...com>
To:     Olivier Moysan <olivier.moysan@...com>,
        <linux-stm32@...md-mailman.stormreply.com>, <robh@...nel.org>,
        <mark.rutland@....com>, <devicetree@...r.kernel.org>,
        <linux-arm-kernel@...ts.infradead.org>,
        <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] ARM: dts: stm32: add sai id registers to stm32mp157c

Hi Olivier

On 6/11/19 1:45 PM, Olivier Moysan wrote:
> Add identification registers to address range
> of SAI DT parent node, for stm32mp157c.
> 
> Change-Id: I696363794fab59ba8d7869b3ffbc041dacdf28de
> Signed-off-by: Olivier Moysan <olivier.moysan@...com>
> ---
>   arch/arm/boot/dts/stm32mp157c.dtsi | 8 ++++----
>   1 file changed, 4 insertions(+), 4 deletions(-)
> 
> diff --git a/arch/arm/boot/dts/stm32mp157c.dtsi b/arch/arm/boot/dts/stm32mp157c.dtsi
> index e98aad37ff9e..0c4e6ebc3529 100644
> --- a/arch/arm/boot/dts/stm32mp157c.dtsi
> +++ b/arch/arm/boot/dts/stm32mp157c.dtsi


Applied on stm32-next. Next time, don't forget to remove your gerrit 
changeID please.

Thanks.
Alex



> @@ -746,7 +746,7 @@
>   			#address-cells = <1>;
>   			#size-cells = <1>;
>   			ranges = <0 0x4400a000 0x400>;
> -			reg = <0x4400a000 0x4>;
> +			reg = <0x4400a000 0x4>, <0x4400a3f0 0x10>;
>   			interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
>   			resets = <&rcc SAI1_R>;
>   			status = "disabled";
> @@ -778,7 +778,7 @@
>   			#address-cells = <1>;
>   			#size-cells = <1>;
>   			ranges = <0 0x4400b000 0x400>;
> -			reg = <0x4400b000 0x4>;
> +			reg = <0x4400b000 0x4>, <0x4400b3f0 0x10>;
>   			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
>   			resets = <&rcc SAI2_R>;
>   			status = "disabled";
> @@ -809,7 +809,7 @@
>   			#address-cells = <1>;
>   			#size-cells = <1>;
>   			ranges = <0 0x4400c000 0x400>;
> -			reg = <0x4400c000 0x4>;
> +			reg = <0x4400c000 0x4>, <0x4400c3f0 0x10>;
>   			interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
>   			resets = <&rcc SAI3_R>;
>   			status = "disabled";
> @@ -1164,7 +1164,7 @@
>   			#address-cells = <1>;
>   			#size-cells = <1>;
>   			ranges = <0 0x50027000 0x400>;
> -			reg = <0x50027000 0x4>;
> +			reg = <0x50027000 0x4>, <0x500273f0 0x10>;
>   			interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
>   			resets = <&rcc SAI4_R>;
>   			status = "disabled";
> 

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ