[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20190821191704.GA32425@bogus>
Date: Wed, 21 Aug 2019 14:17:04 -0500
From: Rob Herring <robh@...nel.org>
To: Hanna Hawa <hhhawa@...zon.com>
Cc: mark.rutland@....com, bp@...en8.de, mchehab@...nel.org,
james.morse@....com, davem@...emloft.net,
gregkh@...uxfoundation.org, linus.walleij@...aro.org,
Jonathan.Cameron@...wei.com, nicolas.ferre@...rochip.com,
paulmck@...ux.ibm.com, dwmw@...zon.co.uk, benh@...zon.com,
ronenk@...zon.com, talel@...zon.com, jonnyc@...zon.com,
hanochu@...zon.com, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-edac@...r.kernel.org
Subject: Re: [PATCH v5 1/4] dt-bindings: EDAC: Add Amazon's Annapurna Labs L1
EDAC
On Mon, Aug 05, 2019 at 03:39:08PM +0100, Hanna Hawa wrote:
> Document Amazon's Annapurna Labs L1 EDAC SoC binding.
>
> Signed-off-by: Hanna Hawa <hhhawa@...zon.com>
> ---
> .../devicetree/bindings/edac/amazon,al-l1-edac.txt | 14 ++++++++++++++
> 1 file changed, 14 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/edac/amazon,al-l1-edac.txt
>
> diff --git a/Documentation/devicetree/bindings/edac/amazon,al-l1-edac.txt b/Documentation/devicetree/bindings/edac/amazon,al-l1-edac.txt
> new file mode 100644
> index 000000000000..2ae8370216bc
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/edac/amazon,al-l1-edac.txt
> @@ -0,0 +1,14 @@
> +* Amazon's Annapurna Labs L1 EDAC
> +
> +Amazon's Annapurna Labs SoCs supports L1 single bit correction and
> +two bits detection capability based on ARM implementation.
> +
> +Required properties:
> +- compatible:
> + should be "amazon,al-l1-edac".
Why is this even in DT? AFAICT, this is all just CortexA57 core features
(i.e. nothing Amazon specific). The core type and the ECC capabilities
are discoverable.
Rob
Powered by blists - more mailing lists