[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20190828161754.GP5447@tassilo.jf.intel.com>
Date: Wed, 28 Aug 2019 09:17:54 -0700
From: Andi Kleen <ak@...ux.intel.com>
To: Peter Zijlstra <peterz@...radead.org>
Cc: kan.liang@...ux.intel.com, acme@...nel.org, mingo@...hat.com,
linux-kernel@...r.kernel.org, tglx@...utronix.de, jolsa@...nel.org,
eranian@...gle.com, alexander.shishkin@...ux.intel.com
Subject: Re: [RESEND PATCH V3 3/8] perf/x86/intel: Support hardware TopDown
metrics
> This really doesn't make sense to me; if you set FIXED_CTR3 := 0, you'll
> never trigger the overflow there; this then seems to suggest the actual
The 48bit counter might overflow in a few hours.
-Andi
Powered by blists - more mailing lists