[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20190905114016.GF2680@smile.fi.intel.com>
Date: Thu, 5 Sep 2019 14:40:16 +0300
From: Andy Shevchenko <andriy.shevchenko@...el.com>
To: Andrew Murray <andrew.murray@....com>
Cc: Dilip Kota <eswara.kota@...ux.intel.com>, jingoohan1@...il.com,
gustavo.pimentel@...opsys.com, lorenzo.pieralisi@....com,
robh@...nel.org, martin.blumenstingl@...glemail.com,
linux-pci@...r.kernel.org, hch@...radead.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
cheol.yong.kim@...el.com, chuanhua.lei@...ux.intel.com,
qi-ming.wu@...el.com
Subject: Re: [PATCH v3 2/2] dwc: PCI: intel: Intel PCIe RC controller driver
On Thu, Sep 05, 2019 at 11:45:18AM +0100, Andrew Murray wrote:
> On Wed, Sep 04, 2019 at 06:10:31PM +0800, Dilip Kota wrote:
> > Add support to PCIe RC controller on Intel Universal
> > Gateway SoC. PCIe controller is based of Synopsys
> > Designware pci core.
> > +config PCIE_INTEL_AXI
I think that name here is too generic. Classical x86 seems not using this.
> > + bool "Intel AHB/AXI PCIe host controller support"
> > + depends on PCI_MSI
> > + depends on PCI
> > + depends on OF
> > + select PCIE_DW_HOST
> > + help
> > + Say 'Y' here to enable support for Intel AHB/AXI PCIe Host
> > + controller driver.
> > + The Intel PCIe controller is based on the Synopsys Designware
> > + pcie core and therefore uses the Designware core functions to
> > + implement the driver.
--
With Best Regards,
Andy Shevchenko
Powered by blists - more mailing lists