[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <0dbd1986be4ee50bdd9f45c140aded7c49fddb8a.1569955865.git.agriveaux@deutnet.info>
Date: Tue, 1 Oct 2019 21:09:48 +0200
From: Alexandre GRIVEAUX <agriveaux@...tnet.info>
To: robh+dt@...nel.org, mark.rutland@....com, ralf@...ux-mips.org,
paul.burton@...s.com, jhogan@...nel.org, agriveaux@...tnet.info
Cc: linux-mips@...r.kernel.org, linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org
Subject: [PATCH v2 5/5] MIPS: JZ4780: DTS: Add CPU nodes
The JZ4780 have 2 core, adding to DT.
Signed-off-by: Alexandre GRIVEAUX <agriveaux@...tnet.info>
---
arch/mips/boot/dts/ingenic/jz4780.dtsi | 17 +++++++++++++++++
1 file changed, 17 insertions(+)
diff --git a/arch/mips/boot/dts/ingenic/jz4780.dtsi b/arch/mips/boot/dts/ingenic/jz4780.dtsi
index f928329b034b..9c7346724f1f 100644
--- a/arch/mips/boot/dts/ingenic/jz4780.dtsi
+++ b/arch/mips/boot/dts/ingenic/jz4780.dtsi
@@ -7,6 +7,23 @@
#size-cells = <1>;
compatible = "ingenic,jz4780";
+ cpus {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ cpu@0 {
+ compatible = "ingenic,jz4780";
+ device_type = "cpu";
+ reg = <0>;
+ };
+
+ cpu@1 {
+ compatible = "ingenic,jz4780";
+ device_type = "cpu";
+ reg = <1>;
+ };
+ };
+
cpuintc: interrupt-controller {
#address-cells = <0>;
#interrupt-cells = <1>;
--
2.20.1
Powered by blists - more mailing lists