[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <1jh84sr4hh.fsf@starbuckisacylon.baylibre.com>
Date: Tue, 01 Oct 2019 15:15:54 +0200
From: Jerome Brunet <jbrunet@...libre.com>
To: Neil Armstrong <narmstrong@...libre.com>
Cc: linux-clk@...r.kernel.org, linux-amlogic@...ts.infradead.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH 0/3] clk: meson: g12a: fixes for DVFS
On Thu 19 Sep 2019 at 11:36, Neil Armstrong <narmstrong@...libre.com> wrote:
> This is the first serie of fixes for DVFS support on G12a:
> - Patch 1 fixes a rebase issue where a CLK_SET_RATE_NO_REPARENT
> appeared on the wrong clock and a SET_RATE_PARENT went missing
> - Patch 2 helps CCF use the right clock tree for the sub 1GHz clock range
> - Patch 3 fixes an issue when we enter suspend with a non-SYS_PLL CPU clock,
> leading to a SYS_PLL never enabled again
>
> Neil Armstrong (3):
> clk: meson: g12a: fix cpu clock rate setting
> clk: meson: g12a: set CLK_MUX_ROUND_CLOSEST on the cpu clock muxes
> clk: meson: clk-pll: always enable a critical PLL when setting the
> rate
>
> drivers/clk/meson/clk-pll.c | 2 +-
> drivers/clk/meson/g12a.c | 13 +++++++++++--
> 2 files changed, 12 insertions(+), 3 deletions(-)
Applied the 2 first fixes. Thx
Powered by blists - more mailing lists