[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAFXsbZrLkjsda8oM4SG6LOpfu7a=vwJ7eGM-FL8dzCKb0yzy5w@mail.gmail.com>
Date: Thu, 3 Oct 2019 07:46:06 -0700
From: Chris Healy <cphealy@...il.com>
To: Russell King - ARM Linux admin <linux@...linux.org.uk>
Cc: Mike Rapoport <rppt@...ux.ibm.com>, Adam Ford <aford173@...il.com>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
The etnaviv authors <etnaviv@...ts.freedesktop.org>,
Linux Memory Management List <linux-mm@...ck.org>,
Catalin Marinas <catalin.marinas@....com>,
Andrew Morton <akpm@...ux-foundation.org>,
Fabio Estevam <festevam@...il.com>,
Christoph Hellwig <hch@....de>,
arm-soc <linux-arm-kernel@...ts.infradead.org>,
Lucas Stach <l.stach@...gutronix.de>
Subject: Re: [PATCH v2 00/21] Refine memblock API
>
> The iMX6 does not have MMUv2 hardware, it has MMUv1. With MMUv1
> hardware requires command buffers within the first 2GiB of physical
> RAM.
>
I thought that the i.MX6q has the MMUv1 and GC2000 GPU while the
i.MX6qp has the MMUv2 and GC3000? Meaning the i.MX6 has both MMUv1
and MMUv2 depending on which i.MX6 part we are talking about.
Powered by blists - more mailing lists