lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Fri, 4 Oct 2019 15:59:33 +0100
From:   Will Deacon <will@...nel.org>
To:     Arnaldo Carvalho de Melo <acme@...nel.org>
Cc:     John Garry <john.garry@...wei.com>, peterz@...radead.org,
        mingo@...hat.com, alexander.shishkin@...ux.intel.com,
        jolsa@...hat.com, namhyung@...nel.org,
        linux-kernel@...r.kernel.org, linuxarm@...wei.com,
        mark.rutland@....com, zhangshaokun@...ilicon.com
Subject: Re: [PATCH 0/4] HiSilicon hip08 uncore PMU events additions

On Fri, Oct 04, 2019 at 11:38:35AM -0300, Arnaldo Carvalho de Melo wrote:
> Em Fri, Oct 04, 2019 at 11:36:58AM -0300, Arnaldo Carvalho de Melo escreveu:
> > Em Fri, Oct 04, 2019 at 03:30:07PM +0100, John Garry escreveu:
> > > On 04/09/2019 16:54, John Garry wrote:
> > > > This patchset adds some missing uncore PMU events for the hip08 arm64
> > > > platform.
> > > > 
> > > > The missing events were originally mentioned in
> > > > https://lkml.org/lkml/2019/6/14/645, when upstreaming the JSONs initially.
> > > > 
> > > > It also includes a fix for a DDRC eventname.
> > > 
> > > Hi guys,
> > > 
> > > Could I get these JSON updates picked up please? Maybe they were missed
> > > earlier. Let me know if I should re-post.
> > 
> > Looking at them now.
> 
> It would be really good if somehow we managed to have someone from the
> ARM community to check and provide a Reviewed-by for those, i.e. someone
> else than the poster to look at it and check that its ok, would that be
> possible?

The patches look fine to me, but the IP being supported here is designed
by Hisilicon so my Arm knowledge isn't very helpful as it's outside the
scope of the architecture.

Will

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ