lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Fri, 29 Nov 2019 09:12:10 +0000
From:   Marc Zyngier <maz@...nel.org>
To:     Yash Shah <yash.shah@...ive.com>
Cc:     Linus Walleij <linus.walleij@...aro.org>,
        <bgolaszewski@...libre.com>, <robh+dt@...nel.org>,
        <mark.rutland@....com>, <palmer@...belt.com>,
        "Paul Walmsley ( Sifive)" <paul.walmsley@...ive.com>,
        <aou@...s.berkeley.edu>, <tglx@...utronix.de>,
        <jason@...edaemon.net>, <bmeng.cn@...il.com>,
        <atish.patra@....com>, Sagar Kadam <sagar.kadam@...ive.com>,
        <linux-gpio@...r.kernel.org>, <devicetree@...r.kernel.org>,
        <linux-riscv@...ts.infradead.org>, <linux-kernel@...r.kernel.org>,
        Sachin Ghadi <sachin.ghadi@...ive.com>
Subject: RE: [PATCH v3 5/6] gpio: sifive: Add GPIO driver for SiFive SoCs

On 2019-11-29 06:27, Yash Shah wrote:
>> -----Original Message-----
>> From: Linus Walleij <linus.walleij@...aro.org>
>> Sent: 28 November 2019 17:50
>> To: Yash Shah <yash.shah@...ive.com>
>> Cc: bgolaszewski@...libre.com; robh+dt@...nel.org;
>> mark.rutland@....com; palmer@...belt.com; Paul Walmsley ( Sifive)
>> <paul.walmsley@...ive.com>; aou@...s.berkeley.edu; 
>> tglx@...utronix.de;
>> jason@...edaemon.net; maz@...nel.org; bmeng.cn@...il.com;
>> atish.patra@....com; Sagar Kadam <sagar.kadam@...ive.com>; linux-
>> gpio@...r.kernel.org; devicetree@...r.kernel.org; linux-
>> riscv@...ts.infradead.org; linux-kernel@...r.kernel.org; Sachin 
>> Ghadi
>> <sachin.ghadi@...ive.com>
>> Subject: Re: [PATCH v3 5/6] gpio: sifive: Add GPIO driver for SiFive 
>> SoCs
>>
>> On Mon, Nov 25, 2019 at 6:58 AM Yash Shah <yash.shah@...ive.com> 
>> wrote:
>>
>> > Adds the GPIO driver for SiFive RISC-V SoCs.
>> >
>> > Signed-off-by: Wesley W. Terpstra <wesley@...ive.com>
>> > [Atish: Various fixes and code cleanup]
>> > Signed-off-by: Atish Patra <atish.patra@....com>
>> > Signed-off-by: Yash Shah <yash.shah@...ive.com>
>>
>> Reviewed-by: Linus Walleij <linus.walleij@...aro.org>
>>
>> I suppose Marc will merge all patches into the irqchip tree as they 
>> are logically
>> dependent? If you want the GPIO bindings and this driver directly 
>> merged
>> (no deps) then I can do that as well.
>
> Yes, the GPIO driver have logical dependency on irqchip patches. It
> is best if Marc merges all the patches into the irqchip tree.
>
> @Marc Zyngier, Are you going to merge all the patches into the 
> irqchip tree?

I'm happy to pick this up, but that's definitely 5.6 material as
I stopped collecting new 5.5 features a couple of weeks ago.

Thanks,

         M.
-- 
Jazz is not dead. It just smells funny...

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ