linux-kernel - Re: [PATCH v3 5/7] PCI: brcmstb: add MSI capability

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Mon, 02 Dec 2019 13:22:09 +0100
From:   Nicolas Saenz Julienne <nsaenzjulienne@...e.de>
To:     Andrew Murray <andrew.murray@....com>
Cc:     Florian Fainelli <f.fainelli@...il.com>, mbrugger@...e.com,
        maz@...nel.org, phil@...pberrypi.org, linux-kernel@...r.kernel.org,
        jeremy.linton@....com, Eric Anholt <eric@...olt.net>,
        Lorenzo Pieralisi <lorenzo.pieralisi@....com>,
        bcm-kernel-feedback-list@...adcom.com,
        Stefan Wahren <wahrenst@....net>, james.quinlan@...adcom.com,
        linux-pci@...r.kernel.org, Bjorn Helgaas <bhelgaas@...gle.com>,
        linux-arm-kernel@...ts.infradead.org,
        linux-rpi-kernel@...ts.infradead.org
Subject: Re: [PATCH v3 5/7] PCI: brcmstb: add MSI capability

On Mon, 2019-12-02 at 12:20 +0000, Andrew Murray wrote:
> On Mon, Dec 02, 2019 at 10:59:36AM +0100, Nicolas Saenz Julienne wrote:
> > Hi Andrew,
> > 
> > On Fri, 2019-11-29 at 15:46 +0000, Andrew Murray wrote:
> > > On Tue, Nov 26, 2019 at 10:19:43AM +0100, Nicolas Saenz Julienne wrote:
> > > > From: Jim Quinlan <james.quinlan@...adcom.com>
> > > > 
> > > > This adds MSI support to the Broadcom STB PCIe host controller. The MSI
> > > > controller is physically located within the PCIe block, however, there
> > > > is no reason why the MSI controller could not be moved elsewhere in the
> > > > future. MSIX is not supported by the HW.
> > > > 
> > > > Since the internal Brcmstb MSI controller is intertwined with the PCIe
> > > > controller, it is not its own platform device but rather part of the
> > > > PCIe platform device.
> > > > 
> > > > Signed-off-by: Jim Quinlan <james.quinlan@...adcom.com>
> > > > Co-developed-by: Nicolas Saenz Julienne <nsaenzjulienne@...e.de>
> > > > Signed-off-by: Nicolas Saenz Julienne <nsaenzjulienne@...e.de>
> > > > Reviewed-by: Marc Zyngier <maz@...nel.org>
> > > > 
> > > > ---
> > > > 
> > > > Changes since v2 (kept Marc's Reviewed-by as changes didn't affect irq
> > > > subsystem stuff or seem petty enough):
> > > >   - Use standard APIs on register operations
> > > >   - Get rid of revision code
> > > 
> > > Do any RPI4's have a HW revision of less than 33?
> > 
> > No, IIRC it's actually revision 34. I had left that bit of code in,
> > following
> > the same train of thought as with the of_data on the device-tree part of the
> > driver: "It's harmless and should make accomodating other devices easier."
> > It
> > turned out not to be such a great approach. Lesson's learned. So I decided
> > to
> > remove it.
> 
> OK you can add my:
> 
> Reviewed-by: Andrew Murray <andrew.murray@....com>
> 
> Thanks,
> 
> Andrew Murray

Thanks!


Download attachment "signature.asc" of type "application/pgp-signature" (489 bytes)