[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <beb61d28-7284-44bb-8da8-2fb0b8a4ab5a@www.fastmail.com>
Date: Wed, 11 Dec 2019 11:06:42 +1030
From: "Andrew Jeffery" <andrew@...id.au>
To: "Eddie James" <eajames@...ux.ibm.com>, linux-kernel@...r.kernel.org
Cc: devicetree@...r.kernel.org, "Jason Cooper" <jason@...edaemon.net>,
linux-aspeed@...ts.ozlabs.org, "Marc Zyngier" <maz@...nel.org>,
"Rob Herring" <robh+dt@...nel.org>, tglx@...utronix.de,
mark.rutland@....com, "Joel Stanley" <joel@....id.au>
Subject: Re: [PATCH v2 03/12] ARM: dts: aspeed: ast2500: Add SCU interrupt controller
On Fri, 6 Dec 2019, at 03:45, Eddie James wrote:
> Add a node for the interrupt controller provided by the SCU.
>
> Signed-off-by: Eddie James <eajames@...ux.ibm.com>
> ---
> arch/arm/boot/dts/aspeed-g5.dtsi | 10 +++++++++-
> 1 file changed, 9 insertions(+), 1 deletion(-)
>
> diff --git a/arch/arm/boot/dts/aspeed-g5.dtsi b/arch/arm/boot/dts/aspeed-g5.dtsi
> index a259c63..df44022 100644
> --- a/arch/arm/boot/dts/aspeed-g5.dtsi
> +++ b/arch/arm/boot/dts/aspeed-g5.dtsi
> @@ -216,8 +216,9 @@
> syscon: syscon@...e2000 {
> compatible = "aspeed,ast2500-scu", "syscon", "simple-mfd";
> reg = <0x1e6e2000 0x1a8>;
> + ranges = <0 0x1e6e2000 0x1a8>;
> #address-cells = <1>;
> - #size-cells = <0>;
> + #size-cells = <1>;
You're no-longer adding a reg property to the interrupt controller node below so the
hunk above is unnecessary.
Andrew
> #clock-cells = <1>;
> #reset-cells = <1>;
>
> @@ -231,6 +232,13 @@
> compatible = "aspeed,ast2500-p2a-ctrl";
> status = "disabled";
> };
> +
> + scu_ic: interrupt-controller@18 {
> + #interrupt-cells = <1>;
> + compatible = "aspeed,ast2500-scu-ic";
> + interrupts = <21>;
> + interrupt-controller;
> + };
> };
>
> rng: hwrng@...e2078 {
> --
> 1.8.3.1
>
>
Powered by blists - more mailing lists