[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <87o8viwb44.fsf@hase.home>
Date: Sun, 05 Jan 2020 09:39:23 +0100
From: Andreas Schwab <schwab@...ux-m68k.org>
To: guoren@...nel.org
Cc: paul.walmsley@...ive.com, palmer@...belt.com,
aou@...s.berkeley.edu, Anup.Patel@....com, vincent.chen@...ive.com,
zong.li@...ive.com, greentime.hu@...ive.com, bmeng.cn@...il.com,
atish.patra@....com, linux-kernel@...r.kernel.org,
linux-arch@...r.kernel.org, arnd@...db.de,
linux-csky@...r.kernel.org, linux-riscv@...ts.infradead.org,
Guo Ren <ren_guo@...ky.com>
Subject: Re: [PATCH 2/2] riscv: Add vector ISA support
On Jan 05 2020, guoren@...nel.org wrote:
> diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig
> index d8efbaa78d67..3d336f869ffe 100644
> --- a/arch/riscv/Kconfig
> +++ b/arch/riscv/Kconfig
> @@ -286,6 +286,15 @@ config FPU
>
> If you don't know what to do here, say Y.
>
> +config VECTOR
> + bool "VECTOR support"
> + default n
default n is the default. Did you mean default y?
> + help
> + Say N here if you want to disable all vecotr related procedure
s/vecotr/vector/
Andreas.
--
Andreas Schwab, schwab@...ux-m68k.org
GPG Key fingerprint = 7578 EB47 D4E5 4D69 2510 2552 DF73 E780 A9DA AEC1
"And now for something completely different."
Powered by blists - more mailing lists