lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 10 Jan 2020 08:52:49 -0800 From: Stephen Boyd <swboyd@...omium.org> To: Andy Gross <agross@...nel.org>, Bjorn Andersson <bjorn.andersson@...aro.org>, Doug Anderson <dianders@...omium.org>, Kishon Vijay Abraham I <kishon@...com>, Mark Rutland <mark.rutland@....com>, Rob Herring <robh+dt@...nel.org>, Sandeep Maheswaram <sanm@...eaurora.org> Cc: linux-arm-msm@...r.kernel.org, linux-kernel@...r.kernel.org, devicetree@...r.kernel.org, Manu Gautam <mgautam@...eaurora.org>, Sandeep Maheswaram <sanm@...eaurora.org> Subject: Re: [PATCH v2 2/3] arm64: dts: qcom: sc7180: Remove global phy reset in QMP phy Quoting Sandeep Maheswaram (2020-01-08 04:29:40) > Remove global phy reset and do only usb phy reset in QMP phy. Yes that's what this patch does, but you left out the important part: Why? > > Signed-off-by: Sandeep Maheswaram <sanm@...eaurora.org> > --- > arch/arm64/boot/dts/qcom/sc7180.dtsi | 5 ++--- > 1 file changed, 2 insertions(+), 3 deletions(-) > > diff --git a/arch/arm64/boot/dts/qcom/sc7180.dtsi b/arch/arm64/boot/dts/qcom/sc7180.dtsi > index c00c3d4..448ab88 100644 > --- a/arch/arm64/boot/dts/qcom/sc7180.dtsi > +++ b/arch/arm64/boot/dts/qcom/sc7180.dtsi > @@ -1072,9 +1072,8 @@ > <&gcc GCC_USB3_PRIM_PHY_COM_AUX_CLK>; > clock-names = "aux", "cfg_ahb", "ref", "com_aux"; > > - resets = <&gcc GCC_USB3_DP_PHY_PRIM_BCR>, > - <&gcc GCC_USB3_PHY_PRIM_BCR>; > - reset-names = "phy", "common"; > + resets = <&gcc GCC_USB3_PHY_PRIM_BCR>; > + reset-names = "phy"; > We shouldn't need to modify the DT node for this. The reset still goes to this hardware block, so DT should reflect that. Instead, the driver shouldn't drive this reset on this SoC. > usb_1_ssphy: phy@...9200 { > reg = <0 0x088e9200 0 0x128>,
Powered by blists - more mailing lists