[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <3d0c5a04-25fb-5ae6-fd3a-4049e293eab1@microchip.com>
Date: Tue, 14 Jan 2020 10:34:55 +0000
From: <Claudiu.Beznea@...rochip.com>
To: <Nicolas.Ferre@...rochip.com>, <sre@...nel.org>,
<alexandre.belloni@...tlin.com>
CC: <linux-pm@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v2 0/2] at91-sama5d2_shdwc shutdown controller
Hi Sebastien,
I know you may busy, I just want to be sure that you didn't forgot this series.
Thank you,
Claudiu Beznea
On 20.12.2019 17:31, Claudiu Beznea wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>
> PMC master clock register offset is different b/w sam9x60 and
> other SoCs. Since there is a need of this register offset in
> shutdown procedure we need to have it per SoC. This is what
> this series does.
>
> Changes in v2:
> - do not use r5 as intermediary registers in at91_poweroff
>
> Claudiu Beznea (2):
> power: reset: at91-poweroff: introduce struct shdwc_reg_config
> power: reset: at91-poweroff: use proper master clock register offset
>
> drivers/power/reset/at91-sama5d2_shdwc.c | 72 +++++++++++++++++++++-----------
> 1 file changed, 47 insertions(+), 25 deletions(-)
>
> --
> 2.7.4
>
>
Powered by blists - more mailing lists