[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <c991edca3e8925cf0489c0a5676f77b2@kernel.org>
Date: Thu, 20 Feb 2020 09:17:20 +0000
From: Marc Zyngier <maz@...nel.org>
To: Linus Walleij <linus.walleij@...aro.org>
Cc: Alexandre Torgue <alexandre.torgue@...com>,
Thomas Gleixner <tglx@...utronix.de>,
Jason Cooper <jason@...edaemon.net>,
Linux ARM <linux-arm-kernel@...ts.infradead.org>,
linux-kernel@...r.kernel.org,
"open list:GPIO SUBSYSTEM" <linux-gpio@...r.kernel.org>,
Marek Vasut <marex@...x.de>
Subject: Re: [PATCH v3 2/2] pinctrl: stm32: Add level interrupt support to
gpio irq chip
On 2020-02-20 09:04, Linus Walleij wrote:
> On Wed, Feb 19, 2020 at 3:32 PM Alexandre Torgue
> <alexandre.torgue@...com> wrote:
>
>> GPIO hardware block is directly linked to EXTI block but EXTI handles
>> external interrupts only on edge. To be able to handle GPIO interrupt
>> on
>> level a "hack" is done in gpio irq chip: parent interrupt (exti irq
>> chip)
>> is retriggered following interrupt type and gpio line value.
>>
>> Signed-off-by: Alexandre Torgue <alexandre.torgue@...com>
>> Tested-by: Marek Vasut <marex@...x.de>
>
> Reviewed-by: Linus Walleij <linus.walleij@...aro.org>
>
> If Marc want to merge it with patch 1/2 go ahead!
I'll queue the whole thing for 5.7.
Thanks,
M.
--
Jazz is not dead. It just smells funny...
Powered by blists - more mailing lists