lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Fri, 6 Mar 2020 14:33:02 +0530
From:   Laxman Dewangan <ldewangan@...dia.com>
To:     Sandipan Patra <spatra@...dia.com>, <treding@...dia.com>,
        <robh+dt@...nel.org>, <u.kleine-koenig@...gutronix.de>,
        <jonathanh@...dia.com>
CC:     <bbasu@...dia.com>, <linux-pwm@...r.kernel.org>,
        <devicetree@...r.kernel.org>, <linux-tegra@...r.kernel.org>,
        <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] pwm: tegra: Add support for Tegra194



On Thursday 05 March 2020 04:57 PM, Sandipan Patra wrote:
> Tegra194 has multiple PWM controllers with each having only one output.
>
> Also the maxmimum frequency is higher than earlier SoCs.
>
> Add support for Tegra194 and specify the number of PWM outputs and
> maximum supported frequency using device tree match data.
>
> Signed-off-by: Sandipan Patra <spatra@...dia.com>
> ---
>   Documentation/devicetree/bindings/pwm/nvidia,tegra20-pwm.txt | 1 +
>   drivers/pwm/pwm-tegra.c                                      | 6 ++++++
>   2 files changed, 7 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/pwm/nvidia,tegra20-pwm.txt b/Documentation/devicetree/bindings/pwm/nvidia,tegra20-pwm.txt
> index 0a69ead..74c41e3 100644
> --- a/Documentation/devicetree/bindings/pwm/nvidia,tegra20-pwm.txt
> +++ b/Documentation/devicetree/bindings/pwm/nvidia,tegra20-pwm.txt
> @@ -9,6 +9,7 @@ Required properties:
>     - "nvidia,tegra132-pwm", "nvidia,tegra20-pwm": for Tegra132
>     - "nvidia,tegra210-pwm", "nvidia,tegra20-pwm": for Tegra210
>     - "nvidia,tegra186-pwm": for Tegra186
> +  - "nvidia,tegra194-pwm": for Tegra194
>   - reg: physical base address and length of the controller's registers
>   - #pwm-cells: should be 2. See pwm.yaml in this directory for a description of
>     the cells format.
>

Acked-by: Laxman Dewangan <ldewangan@...dia.com>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ