[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20200316103726.16339-2-wan.ahmad.zainie.wan.mohamad@intel.com>
Date: Mon, 16 Mar 2020 18:37:25 +0800
From: Wan Ahmad Zainie <wan.ahmad.zainie.wan.mohamad@...el.com>
To: kishon@...com, robh+dt@...nel.org, mark.rutland@....com
Cc: linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
wan.ahmad.zainie.wan.mohamad@...el.com
Subject: [PATCH 1/2] dt-bindings: phy: intel: Add documentation for Keem Bay eMMC PHY
Document Intel Keem Bay eMMC PHY DT bindings.
Signed-off-by: Wan Ahmad Zainie <wan.ahmad.zainie.wan.mohamad@...el.com>
---
.../bindings/phy/intel,keembay-emmc-phy.yaml | 57 +++++++++++++++++++
1 file changed, 57 insertions(+)
create mode 100644 Documentation/devicetree/bindings/phy/intel,keembay-emmc-phy.yaml
diff --git a/Documentation/devicetree/bindings/phy/intel,keembay-emmc-phy.yaml b/Documentation/devicetree/bindings/phy/intel,keembay-emmc-phy.yaml
new file mode 100644
index 000000000000..af1d62fc8323
--- /dev/null
+++ b/Documentation/devicetree/bindings/phy/intel,keembay-emmc-phy.yaml
@@ -0,0 +1,57 @@
+# SPDX-License-Identifier: GPL-2.0-only
+# Copyright 2020 Intel Corporation
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/phy/intel,keembay-emmc-phy.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: Intel Keem Bay eMMC PHY
+
+maintainers:
+ - Wan Ahmad Zainie <wan.ahmad.zainie.wan.mohamad@...el.com>
+
+properties:
+ compatible:
+ enum:
+ - intel,keembay-emmc-phy
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+
+ clock-names:
+ items:
+ - const: emmcclk
+
+ intel,syscon:
+ $ref: '/schemas/types.yaml#/definitions/phandle'
+ description:
+ A phandle to a syscon device used to access core/phy configuration
+ registers.
+
+ "#phy-cells":
+ const: 0
+
+required:
+ - compatible
+ - reg
+ - intel,syscon
+ - "#phy-cells"
+
+examples:
+ - |
+ mmc_phy_syscon: syscon@...90000 {
+ compatible = "simple-mfd", "syscon";
+ reg = <0x0 0x20290000 0x0 0x54>;
+ };
+
+ emmc_phy: mmc_phy@...90000 {
+ compatible = "intel,keembay-emmc-phy";
+ reg = <0x0 0x20290000 0x0 0x54>;
+ clocks = <&mmc>;
+ clock-names = "emmcclk";
+ intel,syscon = <&mmc_phy_syscon>;
+ #phy-cells = <0>;
+ };
--
2.17.1
Powered by blists - more mailing lists