lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20200317223024.D9C932073E@mail.kernel.org>
Date:   Tue, 17 Mar 2020 22:30:24 +0000
From:   Sasha Levin <sashal@...nel.org>
To:     Peter Zijlstra <peterz@...radead.org>
Cc:     stable@...r.kernel.org
Subject: Re: [PATCH 1/3 RESEND] perf/amd/uncore: Replace manual sampling check with CAP_NO_INTERRUPT flag

Hi

[This is an automated email]

This commit has been processed because it contains a "Fixes:" tag
fixing commit: c43ca5091a37 ("perf/x86/amd: Add support for AMD NB and L2I "uncore" counters").

The bot has tested the following trees: v5.5.9, v5.4.25, v4.19.109, v4.14.173, v4.9.216, v4.4.216.

v5.5.9: Build OK!
v5.4.25: Build OK!
v4.19.109: Failed to apply! Possible dependencies:
    88dbe3c94e27 ("perf/core, arch/x86: Strengthen exclusion checks with PERF_PMU_CAP_NO_EXCLUDE")

v4.14.173: Failed to apply! Possible dependencies:
    88dbe3c94e27 ("perf/core, arch/x86: Strengthen exclusion checks with PERF_PMU_CAP_NO_EXCLUDE")

v4.9.216: Failed to apply! Possible dependencies:
    1650dfd1a9bc ("x86/events, drivers/amd/iommu: Prepare for multiple IOMMUs support")
    25df39f2cfd0 ("x86/events/amd/iommu: Enable support for multiple IOMMUs")
    51686546304f ("x86/events/amd/iommu: Fix sysfs perf attribute groups")
    6aad0c626905 ("x86/events/amd/iommu: Clean up bitwise operations")
    88dbe3c94e27 ("perf/core, arch/x86: Strengthen exclusion checks with PERF_PMU_CAP_NO_EXCLUDE")
    cf25f904ef75 ("x86/events/amd/iommu: Add IOMMU-specific hw_perf_event struct")
    f5863a00e73c ("x86/events/amd/iommu.c: Modify functions to query max banks and counters")
    f9573e53f123 ("x86/events/amd/iommu: Declare pr_fmt() format")

v4.4.216: Failed to apply! Possible dependencies:
    1229735b290d ("perf/x86/intel/uncore: Make code more readable")
    1a246b9f58c6 ("perf/x86/intel/uncore: Convert to hotplug state machine")
    31d50c551e30 ("perf/x86/amd/uncore: Do not register a task ctx for uncore PMUs")
    4f089678d071 ("perf/x86/intel/uncore: Fix error handling")
    5485592c1795 ("perf/x86/intel/uncore: Make PCI and MSR uncore independent")
    77af0037de0a ("perf/x86/intel/uncore: Add Knights Landing uncore PMU support")
    7d762e49c211 ("perf/x86/amd/uncore: Prevent use after free")
    83f8ebd2eb45 ("perf/x86/intel/uncore: Add sanity checks for PCI dev package id")
    96b2bd3866a0 ("perf/x86/amd/uncore: Convert to hotplug state machine")
    a46195f1782e ("perf/x86/intel/uncore: Clean up hardware on exit")
    a83f4c00dd6a ("perf/x86/amd/uncore: Rename 'L2' to 'LLC'")
    cf6d445f6897 ("perf/x86/uncore: Track packages, not per CPU data")
    ffeda0038032 ("perf/x86/intel/uncore: Simplify error rollback")


NOTE: The patch will not be queued to stable trees until it is upstream.

How should we proceed with this patch?

-- 
Thanks
Sasha

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ